W3Cschool
恭喜您成為首批注冊用戶
獲得88經(jīng)驗值獎勵
=====BIOS頻率/電壓控制基礎(chǔ)項中英文對照表===== | |
Advanced Frequency Settings | 高級頻率設(shè)置 |
CPU Clock Ratio | CPU倍頻 |
CPU Frequency | CPU內(nèi)頻率 |
Advanced CPU Core Features | CPU核心參數(shù)高級設(shè)置 |
Intel(R) Turbo Boost Tech | 是否啟動INTEL CPU加速模式 |
CPU Cores Enabled | 啟動CPU多核心技術(shù) |
CPU Multi-Threading | 啟動CPU超線程技術(shù) |
CPU Enhanced Halt (C1E) | Intel C1E功能 |
C3/C6/C7 State Support | 是否允許CPU進(jìn)入C3/C6/C7模式 |
CPU Thermal Monitor | Intel TM功能 |
CPU EIST Function | Intel EIST功能 |
Bi-Directional PROCHOT | 是否啟動PROCHOT功能 |
Virtualization Technology | 是否啟動INTEL虛擬化技術(shù) |
QPI Clock Ratio | 設(shè)置QPI倍頻 |
QPI Link Speed | 設(shè)置QPI速度 |
Uncore Clock Ratio | 設(shè)置UNCORE倍頻 |
Uncore Frequency | 顯示BCLK Frequency(MHz)*Uncore Clock Ratio結(jié)果 |
Base Clock(BCLK) Control | CPU基頻控制 |
BCLK Frequency(Mhz) | CPU基頻調(diào)整 |
Extreme Memory Profile (X.M.P.) | 開啟BIOS讀取XMP規(guī)格內(nèi)存模塊的SPD資料,可增強(qiáng)內(nèi)存效能 |
System Memory Multiplier (SPD) | 內(nèi)存倍頻調(diào)整 |
Memory Frequency(Mhz) | 內(nèi)存頻率調(diào)整 |
PCI Express Frequency(Mhz) | PCI Express插口時鐘調(diào)整 |
C.I.A.2 | 第二代智能CPU效能加速器設(shè)置 |
CPU Clock Drive | CPU時鐘振幅調(diào)整 |
PCI Express Clock Drive | PCI Express時鐘振幅調(diào)整 |
CPU Clock Skew | CPU時鐘超前芯片組偏移量 |
Extreme Memory Profile (X.M.P.) | 開啟BIOS讀取XMP規(guī)格內(nèi)存模塊的SPD資料,可增強(qiáng)內(nèi)存效能 |
System Memory Multiplier (SPD) | 內(nèi)存倍頻調(diào)整 |
Memory Frequency(Mhz) | 內(nèi)存頻率調(diào)整 |
Performance Enhance | 增強(qiáng)系統(tǒng)性能 |
DRAM Timing Selectable (SPD) | 動態(tài)記憶體時序選擇 |
Profile DDR Voltage | DDR電壓概要 |
Profile QPI Voltage | QPI電壓概要 |
Channel Interleaving | 通道交織 |
Rank Interleaving | 排列交織,不知道如此翻譯是否準(zhǔn)確,大家可以看英文釋義 |
CAS Latency Time | |
tRCD | |
tRP | |
tRAS | |
tRC | |
tRRD | |
tWTR | |
tWR | |
tWTP | |
tWL | |
tRFC | |
tRTP | |
tFAW | |
Command Rate(CMD) | 控制速度 |
B2B CAS Delay | B2B CAS延遲 |
Round Trip Latency | 往返延遲 |
Different DIMMs | |
Different Ranks | |
On The Same Rank | |
Load-Line Calibration | 是否啟動Load-Line校準(zhǔn)功能 |
CPU Vcore | CPU 核心電壓設(shè)置 |
QPI/Vtt Voltage | QPI/Vtt電壓設(shè)置 |
PCH Core | PCH核心設(shè)置 |
CPU PLL | CPU鎖相環(huán)設(shè)置 |
DRAM Voltage | DRAM電壓 |
DRAM Termination | DRAM結(jié)點 |
Ch-A Data VRef. | |
Ch-B Data VRef. | |
Ch-A Address VRef. | |
Ch-B Address VRef. | |
Miscellaneous Settings | 其它設(shè)置 |
Isochronous Support | 同步支持 |
Copyright©2021 w3cschool編程獅|閩ICP備15016281號-3|閩公網(wǎng)安備35020302033924號
違法和不良信息舉報電話:173-0602-2364|舉報郵箱:jubao@eeedong.com
掃描二維碼
下載編程獅App
編程獅公眾號
聯(lián)系方式:
更多建議: